I. INTRODUCTION
Analogue and in particular mixed-signal testing has become key for high quality manufacturing. For an early and rapid development of appropriate and dependable tests a Computer-Aided Test (CAT) capability must be provided along with the CAD support. Such a CAT tool should feature components for fault simulation and for the generation of fault lists. Both are required to assess the performance of a chosen test as well as to judge a particular analogue Design-for-Testability (DFT) measure, or Built-In Self-Test like the HBIST approach [19] . This paper introduces an implemented CAT system which links the realistic fault characterisation tool LIFT [29] and the automatic analogue fault simulator AnaFAULT [24] .
LIFT extracts faults from a given layout and generates a list of realistic and relevant faults. This list represents the interface to AnaFAULT, which can handle faults extracted by LIFT. By this link, the new tool allows a more comprehensive fault simulation. On the one hand the faults are more realistic resulting in a higher relevance of the results and on the other hand the overall time consumption for the fault simulation decreases significantly compared with the assumption of the complete set of possible faults taken from the schematic.
After the introduction and the state-of-the-art, the application procedure of the universal CAT tool within the AnaFAULT I Fig. 1 Analogue fault simulation from concept and schematic to layout. The arrows width represents the size of the fault lists. design process is described. Chapters IV and V are dealing with the tools LIFT and AnaFAULT, respectively. Results for a CMOS VCO are presented in section VI. , defect statistics analysis is used to evaluate the probability P(fj) = pj of occurrence of each fault, fj. This methodology, together with a set of tools, previously was used to investigate the testability of digital circuits by analysing the estimated testability of realistic faults according to the fault topology [23]. In this work, the fault extraction procedure is used to identify (and rank) the most likely realistic faults in analogue integrated circuits.
STATE-OF-THE-ART

APPLICATION AND PROCEDURE
At the beginning of the design process the conception of the circuit is chosen. The compliance with the given specifications is verified by hand calculation and network simulations. But the development of appropriate tests is very time consuming and the test quality can neither be assessed nor guaranteed without CAT support. Furthermore, self-tests for mixed-signal circuits require advanced methods to judge the performance. The CAT system described here supports the development of tests providing detailed reports, clearly arranged overview tables and comprehensive fault coverage plots. For hard faults, an initial fault list can be constructed from the schematic that comprises the complete set of possible hard faults irrespective whether or not the assumptions are realistic. A reduction of this initial list can be accomplished prior to the final layout employing L'RFM [18], or, after the final layout is available, by employing GLRFM. AnaFAULT performs an automatic fault simulation with the actual set of faults using a given stimulus that has to be checked and computes the required fault coverage. Depending on the result, the stimulus can be refined. Currently the system does not generate the stimulus by itself, this will be a topic of future work.
IV. REALISTIC FAULT EXTRACTION TOOL LIFT
Realistic faults describe physical defects, induced during IC manufacturing mechanisms, and, for each mechanism, by its probability density function of the defect size. Each process line and process step exhibits specific defect densities. For a positive photoresist-based lithography, bridging faults are dominant (typical for CMOS process lines). In Tab. 1 the assumed failure mechanisms and their relative defect densities (normalised to the metal 1 short defect density) are shown. Theses values are also used for the example in section VI. A typical value for the metal 1 short density is 1 defect/cm* [9] . In most cases, the betdalpha ratio is around 100, which justifies the importance given to bridging faults. The probability density function pj, for each failure mechanism, describes the probability of occurrence of defects, as a function of their size [lo] . Typically, a circle or square shape is assumed. As can be seen, the IC layout, especially linewidths and spacing between adjacent lines, strongly influences the fault set, as well as the probability of occurrence of each fault. Geometrical design rules for each technology are determined in such a way that in the target process line acceptable yields are obtained. In LIFT, each fault originates from a single failure. A file (default, or user defined) contains the assumed likely failure modes and their likelihood of occurrence, if provided, for the pj evaluations. The fault extraction procedure is carried out simultaneously with the transistor-level circuit extraction [29] . For each realistic failure identified, a critical area evaluation [28] is performed. The probability of each fault is computed as a function of the critical areas associated with a particular failure. Finally, by layout inspection and probability evaluation, the realistic fault set is extracted, characterised by faults f,, .. fj, .., fN, each one associated with its probability of occurrence, p,, .. pj, .. pN.
In practice, pj is in the order of 10.' down to This weighted fault list is used to evaluate the effectiveness of the test previously derived using e.g. L'RFM.
V. AUTOMATIC FAULT SIMULATOR ANAFAULT
AnaFAULT is a complete tool that is flexible in terms of fault models, easy to use through a user interface and uses ELDO by Anacad as the kernel simulator [2] . The fault injection algorithm has been proven to work with standard SPICE [ 171 netlists. Basically, the procedure is as follows: After the execution of the nominal simulation, the automatic analogue fault simulation is performed in a repetitive cycle of three main phases. Namely, the preprocessing of the original input file, the call of the kernel simulator and a post-processing phase that compares results and generates statistics. Results are presented in tabular form or in form of fault coverage plots displaying the progress of the fault coverage versus time or frequency simulated. The faults that may be introduced are shown in Fig. 2 . Beside the local fault attributed to single elements, global faults like global shorts and split nodes are supported. The latter modes split nodes of order n into two new nodes of order k<n and n-k. There is no restriction for the simulation models used as long as they can be described in the kernel simulators' language. The fault list obtained from LIlT is merged into the configuration file during the setup procedure.
VI. EXPERIMENTAL RESULTS
The tool has been used for the fault simulation of various circuits. In the following some results for a voltage controlled oscillator, VCO depicted in Fig. 3 Fig. 4 . The top waveform depicts the fault-free oscillation. As can be seen there are short faults that change the frequency of oscillation (#6 BRT) whereas others cause a constant high or low output signal. Note, that at the first glance an increased oscillation would be attributed to some kind of soft rather than to a hard fault. The fault coverage plot is depicted in Fig. 5 To demonstrate the effect of the choice of different resistor values, the value for the resistor bridging the drain of the Schmitt trigger transistor M11 to ground was ranged between 1 kn and 1O-*R. In Fig. 6 the results for the values 1, 21 and 41R of the shorting resistor R are shown. Set to 1 kR the waveform is only slightly affected compared with the fault-free waveform in Fig. 4 . Decreasing the value of R makes the impact more visible in the output waveform. After the value of R is set to 1R the oscillation stops after one cycle. This shows that the circuit itself strongly influences the optimal resistor value that has to be used to model a fault at the respective location.
From the simulations it further turned out, that some faults are easily detectable whereas others are only visible under certain load conditions or depend on the frequency 
VII. SUMMARY
A comprehensive and demonstrable CAT environment has been introduced which comprises the automatic analog fault simulator AnaFAULT and the automatic fault extraction tool LIFT. Inductive fault analysis based on given defect statistics as well as simultaneous circuit and fault extraction are used by LIFT to map defects to electrical failure modes. These are converted to fault models and finally fault simulation models by AnaFAULT. The tool offers a variety of representations of the simulation results supporting the design and test engineer with valuable information for the development of tests, DFT measures and Built-In Self-Test.
